

[54] METHODS OF MANUFACTURING MONOCRYSTALLINE SILICON INGOTS AND WAFERS BY CONTROLLING PULL RATE PROFILES IN A HOT ZONE FURNANCE

[75] Inventors: Jea-gun Park; Kyoo-chul Cho; Gon-sub Lee, all of Kyungki-do, Rep. of Korea

[73] Assignee: Samsung Electronics Co., Ltd., Rep. of Korea

[21] Appl. No.: 08/989,591

[22] Filed: Dec. 12, 1997

Related U.S. Application Data

[60] Provisional application No. 60/063,086, Oct. 24, 1997.

Foreign Application Priority Data

Feb. 13, 1997 [KR] Rep. of Korea 97-4291
Oct. 24, 1997 [KR] Rep. of Korea 97-54899

[51] Int. Cl.⁷ C30B 15/20

[52] U.S. Cl. 117/13; 117/14; 117/15; 117/201; 117/202

[58] Field of Search 117/13, 14, 15, 117/201, 202

References Cited

U.S. PATENT DOCUMENTS

3,951,729 4/1976 Takagi et al. 156/617
5,248,378 9/1993 Oda et al. 117/14
5,485,803 1/1996 Habu 117/14
5,779,791 7/1998 Korb et al. 117/15

FOREIGN PATENT DOCUMENTS

0 444 628 A1 9/1991 European Pat. Off. .
0 482 438 A1 4/1992 European Pat. Off. .
0 529 571 A1 3/1993 European Pat. Off. .

0 536 405 A1 4/1993 European Pat. Off. .
8-330316 12/1996 Japan .

OTHER PUBLICATIONS

U.S. application No. 09/057,907, Falster, filed Apr. 9, 1998.
Park et al., Effect of Crystal Defects on Device Characteristics, Proceeding of 2nd International Symposium on Advanced Science and Technology Si Material, Kona Hawaii, Nov. 25-29, 1996.

Voronkov, "The Mechanism of Swirl Defects Formation in Silicon", Journal of Crystal Growth, V. 59, 1982, pp. 625-643.

Primary Examiner—Felisa Hiteshew

Attorney, Agent, or Firm—Myers Bigel Sibley & Sajovec

[57] ABSTRACT

A silicon ingot is manufactured in a hot zone furnace by pulling the ingot from a silicon melt in the hot zone furnace in an axial direction, at a pull rate profile of the ingot from the silicon melt in the hot zone furnace that is sufficiently high so as to prevent interstitial agglomerates but is sufficiently low so as to confine vacancy agglomerates to a vacancy rich region at the axis of the ingot. The ingot so pulled is sliced into a plurality of semi-pure wafers each having a vacancy rich region at the center thereof that includes vacancy agglomerates and a pure region between the vacancy rich region and the wafer edge that is free of vacancy agglomerates and interstitial agglomerates. According to another aspect of the present invention, the ingot is pulled from the silicon melt in the hot zone furnace at a pull rate profile of the ingot from the silicon melt in the hot zone furnace that is sufficiently high so as to prevent interstitial agglomerates, but is also sufficiently low as to prevent vacancy agglomerates. Accordingly, when this ingot is sliced into wafers, the wafers are pure silicon wafers that may include point defects but that are free of vacancy agglomerates and interstitial agglomerates.

54 Claims, 15 Drawing Sheets

